

*DRAM Design Overview*

---

## ***DRAM Design Overview***

*Stanford University*

*Junji Ogawa*

*jogawa@cis.stanford.edu*

---

*Feb. 11th. 1998*

*Junji Ogawa*

*DRAM Design Overview*

---



## ***Contents***



- Trends of Standard DRAM***
- History of DRAM Circuits***
- Cell, Array and Major Circuits***
- Embedded DRAM***
- ASM Example***
- Summary***



---

*Feb. 11th. 1998*

*Junji Ogawa*








## DRAM Design Overview

## Power Dissipation Trend




Feb. 11th. 1998

Junji Ogawa

## DRAM Design Overview

## Refresh Specification Trend



Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview*

## History



- 1K DRAM Intel 1103 introduced late 1971**
  - 3Tr PMOS, 1P1M,
  - $Vdd=0v, Vss=16v, Vbb=20v$ ,  $Trac=300ns$
- 4K DRAM TI TMS4030 introduced 1973**
  - 1Tr NMOS, 1P1M, TTL I/O
  - $Vdd=12v, Vdd=5v, Vss=0v, Vbb=-3/-5v$
- 16K DRAM Mostek MK4116 introduced 1977**
  - 1Tr NMOS, 2P1M, Address multiplex
  - $Vdd=12v, Vdd=5v, Vss=0v, Vbb=-5v$ ,  $Trac=250ns$
  - \*\*Open / Folded bit line, Double poly cell, Multi-PS

Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview*

## Bascic Bitline Structure (1)

**Open Bitlines****Folded Bitlines**

*Open BL*  
Cell Size  $6F^2$   
 $WL$  pitch:  $3F$   
 $BL$  pitch:  $2F$

*Folded BL*  
Cell Size  $8F^2$   
 $WL$  pitch:  $4F$   
 $BL$  pitch:  $2F$

Denser Memory  
Uneven WL coupling

Relaxed S/A layout pitch  
Even WL coupling

Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview*

## **History (cont'd)**

### **•64K DRAM ('80, conference '79)**

- Many changes at once - no dominant design
- Standardized, Page mode, Refresh functions
- $V_{cc}=5v$  only,  $V_{ss}=0v$ , Internal  $V_{bb}$ ,  $Trac=200ns$
- Boosted wordline, Active restore

### **•256K DRAM ('83, conference '82)**

- 1Tr NMOS, 3P1M(FJ), I.I. mask increasing
- $V_{cc}=5v$  only, Nibble/SC/CBR func.,  $Trac=150ns$
- Open v.s. Folded, Redundancy, CMOS prototype
- $V_{dd}$  bitline pre-charge
- Some ASM, Wide I/O (x4)

Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview*

## **History (cont'd)**

### **•1M DRAM ('86, conference '84)**



- N-well CMOS, 3P1M,  $V_{dd}/2$  cell plate
- Half  $V_{dd}$  bitline reference and pre-charge,
- Shared folded bitline
- x4/x8, Package and module variety, Test circuits

### **•4M DRAM ('89, conference '87)**

- 3D stacked or trench cell, CMOS, 4P1M,
- x16, Fast page/Self refresh,  $Trac=80ns$
- Current-mirror data bus amp., Boosted I/O driver
- Word line strapping, Triple-well

Feb. 11th. 1998

Junji Ogawa



*DRAM Design Overview*

## *Circuit Evolution Picking up*

- 3Tr to 1Tr1C
- **Boosted Wordline**
- Single Power Supply (*V<sub>bb</sub> gene., WL boost*)
- **Redundancy**
- **V<sub>dd</sub>/2 BL pre-charge**
- **Internal DC converter**
- Clocked operation
- **PLL/DLL**
- **Multi-bank core**
- **Address Multiplex**
- **Open BL to Folded BL**
- NMOS to CMOS
- **Page & Refresh Mode**
- **Appli. Specific Circuits**  
(ex. SR for VRAM)
- **Test mode**
- Pipelined operation
- **High speed interface**
- Embedded core

Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview*

## *Cell Array and Circuits*



- (1) **1 Transistor 1 Capacitor Cell**
  - Size Comparison to SRAM Cell
- (2) **Array Example**
- (3) **Major Circuits (today's example)**
  - Sense amplifier
  - Dynamic Row Decoder
  - Wordline Driver



*The other circuits interesting for VLSI designer*

- |                       |                           |
|-----------------------|---------------------------|
| ▪ Data bus amplifier  | ▪ Voltage Regulator       |
| ▪ Reference generator | ▪ Redundancy technique    |
| ▪ Replica technique   | ▪ High speed I/O circuits |

Feb. 11th. 1998

Junji Ogawa






*DRAM Design Overview*

**DRAM Array Example (cont'd)**

**Interleaved S/A & Hierarchical Row Decoder/Driver**  
 (shared bit lines are not shown)



**512K Array Nmat=16 or 12**  
 ( 256 WL x 2048 SA)



Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview*



**Row Decoder and Driver**

**<WL Strapping Type>**




Feb. 11th. 1998

Junji Ogawa



*DRAM Design Overview*

*Sense Amplifier Pitch Matched Layout*



Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview*

*Standard DRAM Design Feature*

- **Tightly depends on technology**
- **The row circuits is fully different from SRAM.**
- **Few product variation in the same technology**
- **“Trends” is mother , “Cost” is father .**
- **“Standard” gives us less freedom!**
- **Almost always analogue circuit design**
- **Simply forward critical path**
- **CAD:**  
*Spice-like circuits simulator*  
*Fully handcraft layout,*  
*Whole-chip tools must be a dream.*

Feb. 11th. 1998


Junji Ogawa

*DRAM Design Overview****Embedded DRAM or Merged D&L***

- ***Merged DRAM and Logic***
  - ***Technology choice and cost issue***
    - People have talked too much above.***
    - ***Otherwise, that's a near future evolution.***
- ***Current Technology behind advanced DRAMs'***
- ***Small ASIC seems to be not yet on the business.***
- ***How solve the following technical problem?***  
***memory wall, granularity, I/O power***


Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview****Speed Gap between DRAM and CPU  
- Memory Wall -***


Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview****The numbers of DRAM on PCs***



Feb. 11th. 1999



Junji Ogawa



*DRAM Design Overview****Macro Power (MDL v.s. Standard DRAM)***


Feb. 11th. 1999

Junji Ogawa








*DRAM Design Overview***256K Dual Port Video RAM**


(a) Conventional 2D Graphic System



(b) 2D Graphic System used VRAM

Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview***256K Dual Port Video RAM (cont'd)**


- \*Narrow pitch matched SAM (or Sift Register) design
- \*No explicit bus for a mass of data transfer at a time
- \*A hinted solution by utilizing a memory parallelism

Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview*

**4M bit Cubic Memory (conference '90)**



- 16b x 16b x 16b (4Kbit) virtual bit map space*
- six different ways of column access on the fly access*

Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview*

**Summary**

- Passive 1Tr1C cell leads all the features of dynamic circuits and design complexity.*
- The row circuits is fully different from SRAM.*
- A Dinosaur, Standard DRAM, become almost dead, because of both the technology saturation and the narrow band-width itself.*
- The design technique should be transferred for the coming embedded era.*

Feb. 11th. 1998

Junji Ogawa